Design Store

Custom Instruction for Nios II processor- DECA Board  

CategoryDesign Example
NameCustom Instruction for Nios II processor- DECA Board
DescriptionThis design example demonstrates the custom instruction for NIOS II Processor
Operating SystemBareMetal
IP Core
IP CoreHeading
IRQ MapperInterrupt
JTAG UARTSerial
MM InterconnectMerlin Components
Memory-Mapped DemultiplexerMemory-Mapped
Memory-Mapped MultiplexerMemory-Mapped
Avalon-MM Slave AgentMemory-Mapped
Avalon-ST Single Clock FIFOOn Chip Memory
Avalon-MM Slave TranslatorMemory-Mapped
Avalon-MM Master AgentMemory-Mapped
Avalon-MM Master TranslatorMemory-Mapped
Memory-Mapped RouterMemory-Mapped
Nios II Gen2 ProcessorNios
Nios II Gen2 Processor UnitNios
Custom Instruction Slave TranslatorNios II Custom Instructions
Custom Instruction InterconnectNios II Custom Instructions
Custom Instruction Master TranslatorNios II Custom Instructions
On-Chip Memory (RAM or ROM)On Chip Memory
Reset ControllerClocks; PLLs and Resets
Interval TimerPeripherals
Avalon ALTPLLPLL
Altera Modular ADC corePeripherals
Altera Modular ADC Control corePeripherals
Altera Modular ADC Sample Storage corePeripherals
Altera Modular ADC Sequencer corePeripherals
PIO (Parallel I/O)Peripherals
SPI (3 Wire Serial)Serial
UART (RS-232 Serial Port)Serial
DDR3 SDRAM Controller with UniPHYMemory Interfaces with UniPHY
Altera DDR3 Nextgen Memory ControllerMemory Controllers
Altera Nextgen Memory Controller MM-ST AdapterMemory Controller Components
Altera DDR3 Nextgen Memory Controller CoreMemory Controller Components
Altera DDR3 AFI MultiplexerMemory AFI Multiplexers
DDR3 SDRAM External Memory PHYMemory PHYs
DDR3 SDRAM External Memory PLL/DLL/OCT blockMemory PHYs
DDR3 SDRAM Qsys SequencerMemory Sequencers
Avalon-ST AdapterStreaming
Avalon-ST Error AdapterStreaming
Avalon-ST Handshake Clock CrosserStreaming
Memory-Mapped Traffic LimiterMemory-Mapped
System ID PeripheralDebug and Performance
Version1.0
FamilyMAX 10
Device10M50DA
Documentation
DocumentDescription
Custom Instruction User GuideUser Guide for Custom Instruction
Development KitArrow MAX 10 DECA
Installation Package Download

Note: After downloading the design example, you must prepare the design template. The file you downloaded is of the form of a <project>.par file which contains a compressed version of your design files (similar to a .qar file) and metadata describing the project. The combination of this information is what constitutes a <project>.par file. In releases 16.0 or newer, you can simply double click on the <project>.par file and Quartus will launch that project.

The second means to bring up the project template is through the New Project Wizard (File -> New Project Wizard). After entering the project name and folder on the first panel, the second panel will ask you to specify an empty project or project template. Select project template. You will see a list of Design Templates projects that you have loaded prior as well as various "Baseline Pinout Designs" that contain the pinout and settings for a variety of development kits. If you don't see your design template in the list, click on the link that states install the Design Templates circled below:


Browse to the <project>.par file you downloaded, click next, followed by Finish, and your design template will be installed and displayed in the Project Navigator pane in Quartus.

Note: When a design is stored in the Design Store as a design template, it has been previously regression tested against the stated version of Quartus software. The regression ensures the design template passes analysis/synthesis/fitting/assembly steps in the Quartus design flow.

At the command-line, type the following command:

quartus_sh --platform_install –package <project directory>/custom_inst_devkit.par

Once the process completes, then type:

quartus_sh --platform –name custom_inst_devkit

Total Downloads23 (From 18 Jul 2016 to 21 Jun 2017)
Quartus II Version Download Quartus II v16.0
Quartus II EditionStandard
VendorAltera


Last updated on Oct. 19, 2016, 10:02 a.m.